Personal tools
Home Events Events Archive 2013 High Speed DSP Circuits and Systems for 60 GHz Wireless Communication

High Speed DSP Circuits and Systems for 60 GHz Wireless Communication

— filed under:

What
  • PhD Defenses
When May 17, 2013
from 01:00 PM to 03:00 PM
Where Engr. IV Bldg., Tesla Room 53-125
Contact Name
Add event to calendar vCal
iCal

Frank Hsiao

Advisor: Prof. M. F. Chang


Abstract

The unlicensed 60 GHz band provides new opportunities for short ranged indoor Gb/s wireless communication applications. Compared with III-V semiconductor process technologies, nanometer CMOS based 60 GHz transceivers are attractive from the manufacturing cost and low power consumption point of view but these sensitive mm-Wave transceivers are highly susceptible to process variations thus they face a big challenge in achieving high yield performance. This suggests DSP based calibration circuits and algorithms to compensate for the performance loss due to process variations. In the first part of the dissertation, DSP based “Self-Healing” circuits and systems are presented to perform concurrent calibration on multiple RF transceiver parameters such as noise figure, image, transmitter IQ mismatch, and DC offset to optimize the 60 GHz CMOS transceiver performance. Digital baseband circuits applied to probe and measure the RF parameters such as direct digital frequency synthesizer, FFT based spectrum analyzer, and self-healing calibration controller will be discussed for a 4 Gb/s 60 GHz self-healing transceiver SOC in 65nm CMOS process.

 

In the second part of the dissertation, the focus will be on the implementation aspects of a digital modem for a muti-Gb/s 60 GHz SOC radio. Baseband modem functions such as filtering, synchronization, and equalization will be discussed. A 7 Gb/s OFDM/Single-Carrier frequency domain equalizer in 65 nm will be presented as an example. 4-parallel signal processing architecture allows this equalizer chip to achieve a symbol sampling rate of 1.76 GS/s while the core DSP circuits are clocked at 1/4 the input symbol rate. This equalizer chip is equipped with a 512pt FFT processor and a 512pt IFFT processor to demodulate the received OFDM and single-carrier signals. It includes a time domain Golay correlator based channel estimator to obtain the multipath channel impulse response, and it also includes a MMSE equalizer for channel correction in frequency domain.  

 

Biography

Frank Hsiao received his B.S. degree and M.S. degree in Applied Mathematics and Computer Science from National Chiao-Tung University, Hsinchu, Taiwan. He is currently a member of the High Speed Electronics Laboratory (HSEL) at UCLA EE department. His research interests include VLSI design, Communication SOCs, design and implementation of communication algorithms.

Document Actions