

---

# ***A MIMO DECODER ACCELERATOR FOR NEXT GENERATION WIRELESS COMMUNICATIONS***


Karim Abbas, Mohammed Ali

Advisor: Babak Daneshrad


Wireless Integrated Systems Research Lab (WISR)

# MIMO-OFDM: Complexity and flexibility

- MIMO-OFDM a feature of emerging wireless standards. Standards have multiple modes and will converge on a single platform
- The need for reconfigurability increased in SDR and CR platforms
- Complex subsystems must be designed and changed quickly
- Trends favor an accelerator-like approach to the design of complex subsystems (e.g. Viterbi decoder or FFT). In MIMO the most dominant subsystem is the MIMO decoder



# Approach and challenges



Protocol

Bandwidth

- Accelerator allows high degree of control over design tradeoffs through programming
- Combines features of dedicated architectures and processors (separate data path, processor) algorithm
- Which introduces unique challenges
- Accelerator Addressed through the domain of target applications

Antenna

configuration

- Leading to DSP-like programmability for the operations of interest. Performance orders of magnitude higher than a DSP and within the order of magnitude of dedicated architectures

# User's perspective

The screenshot displays the 'mimoacc\_gui' software interface. Key components include:

- Program File:** C:\My\_Designs\accelerator\dleme\src\test.txt
- Target File:** C:\My\_Designs\accelerator\dleme\src\my\_data.out
- Program Listing:**

```

ECHO
Program loaded from
C:\My_Designs\accelerator\dleme\src\
c\test.txt
A(1,:)=B(1,:)+C(1,:);
A(2,:)=B(1,:)*C;
A(3,:)=1./B(1,:);
D=B/C;
B(1,2,:)=B(1,:)@B(2,:);
B(3,4,:)=B(3,.)^B(4,:);
C(1,:)=C(1,.)#1;
C(2,:)=C(2,.)!;

```
- Floating Point Errors:**
  - Dot Product: 3.32731
  - Matrix Multiplication: 4.29553
  - Addition: 0
  - Reciprocal: 5.99743e-005
- Memory Matrices:**
  - Original Memory:**

```

1799-009i 1635-071i 1243+161i -1744-029i
-1157+181i 1146-1292i -1825+119i -768-1004i
Matrix Quadrant B, subcarrier 1:
-1397+1907i 495+170i 1148+291i 1639+1944i
1843-422i -1486+431i -1514+103i -1197+564i
-717+195i 2039-747i -275-1808i -867-988i
598+1462i 1268+1535i 1504-1080i 548-775i
Matrix Quadrant C, subcarrier 1:
200-758i -560+396i -1720-1313i -136-1515i
473-396i -1075-2022i 1980+1903i -1729-858i
-1266+563i 1114-1941i -379-1876i -594+469i
-118+1199i -950+1884i 1224+1425i -1119-976i
Matrix Quadrant D, subcarrier 1:
-1725+1941i -934+994i 1200+303i -209+614i
-727+216i -1941-1645i 1951+263i -1664-1760i
657-54i -532-871i 872-2003i -1356-1773i
-1792-65i -2027+709i -1818+1882i -3+424i


```
  - Final Memory:**

```

631+1136i -495+1873i 1535+497i 1083+77i
425-1082i -2170-456i -793+1881i 278+1172i
Matrix Quadrant C, subcarrier 1:
784+0i -526-441i 830-1999i 1430-519i
503+355i 1680-1556i -1335+2399i 388-1891i
-1266+563i 1114-1941i -379-1876i -594+469i
-118+1199i -950+1884i 1224+1425i -1119-976i
Matrix Quadrant D, subcarrier 1:
-5223+6520i -6909-6774i 9590+4460i
3152-4436i
1641-6199i 374+7363i -17556-3678i
9355-4764i
6496+1236i -8807-11501i 7826+3444i
-5384+6833i
3913+5909i 2627-13965i -665-835i
-974-6187i


```
- Other Elements:**
  - Display Subcarrier:** 1
  - Refresh Memory** button
  - Generate Memory:** 11
  - Memory Matrix Properties:** Extent: 12
  - Floating Point Reference:**
    - A(1,:) = B(1,:) + C(1,)
    - A(2,:) = B(1,:) \* C
    - D = B \* C
    - B(1,2,:) = B(1,:) @ B(2,)
    - B(3,4,:) = B(3,.) ^ B(4,)
    - C(1,:) = C(1,.) # 1
    - C(2,:) = C(2,.) ! 1
    - A(3,:) = 1./ B(1,)
  - Plot:** A multi-colored signal plot showing amplitude over time (0 to 200).
  - Bottom Bar:** add, div, mult, rot, procs, mems

# Linear decoding processing core



- Processing core supports operations derived from a minimum operating set of
- Programmable logic units, COPELCO units, scaling, and fixed-point transformations.
- Linear transforms decoders are synthesized as Verilog for best performance but necessary for high performance, which means negligible additional cost.

# Matrix-OFDM memory access scheme



- By realizing the properties of data as complex matrices belonging to different subcarriers: Core sorter
- Memory organization problem: How to provide 32 inputs from 64 memory elements in 1 cycle? Core
- Plane addressing reduced to resorting of data between processor and memory ports
- Immediate addressing must be between all registers in an independent register
- Using properties of data / Plane processor two-dimensional structure with operand addressing moved to the plane



Wireless Integrated Systems Research Lab.

Address Bus

WE Bus 0

Nsc

A41

A42

A43

A31

A32

A33

A21


A22

A23

A13



# Parameterized scaling and instance recognition



The hardware instance displays complex interplay between parameters

Complexity is managed by forcing all levels of the hierarchy to calculate all assumptions and descriptions in terms of user defined parameters

Independent scaling of processor and memory

Tradeoff performance-flexibility-responsiveness-latency

The user interface generate a custom instance of the accelerator, provides feedback on expected resources, breakdown by building blocks, and respects operational constraints and target efficiency space (e.g. decompositions only, one-sided operations only, no need to normalize, etc)


But an instance can also be recognized from sample target programs

Tool analyzes memory access pattern, fixed point simulations, performance and resource estimates for a recommendation


## Instance Recognition

# Statistics of an instance

Xilinx V4-LX200	Logic slices		Multipliers		RAMB16		Clk (MHz)	
							V4(SG -11)	V2(SG -5)
	38150/27039	43/30%	0/48	0/50%	72	21%	204	145
65nm TSMC	kGate equivalent	Power (mW)	Clk (MHz)					
	824	169	234					




Slice count breakdown V4LX200



Gate count breakdown 65nm TSMC

# Location in the performance-flexibility spectrum



---

***THANK YOU***