


Fault-Tolerant Logic Synthesis for Field Programmable Gate Arrays (FPGAs)

Yu Hu

Electronic Design Automation (EDA) Lab
Electrical Engineering Dept., UCLA




Address comments to lhe@ee.ucla.edu

Outline

- **Background and Motivation**
 - ⦿ Manufacture defects in Nano devices
 - ⦿ SER in scaled CMOS
- **Robust Resynthesis Algorithms**
 - ⦿ Resynthesis using Fault-Tolerant Boolean Matching
 - ⦿ Resynthesis using Dual-Output LUTs
- **Ongoing Work and Conclusions**

Nano-scale Devices Have High Defect Rate




A 4-bit μ P mapped to a Nano wire-based crossbar.

Yellow dots:
configured
junctions


Red dots:
defective junctions

- Up to 10% defect rate in Nano wire junctions
 - $<10^{-9}$ defect rate in a 90nm-SRAM bit
- (source: Hewlett-Packard Laboratories & ITRS)



Scaled CMOS Suffers From SER

- System-level SER keeps increasing
 - Affects configuration SRAM cells in FPGAs - Permanent SER
 - Affects combinational circuits and registers - Transient SER




z1

aqua curve for SER


BPSG, is a type of silicate glass, BPSG has been implicated in increasing a device's susceptibility to soft errors
zero, 4/24/2009

Recent SER Mitigation Techniques for FPGAs

- **Device and architecture co-optimized**
 - ⦿ Device tuning and FPGA architecture exploration
E.g., [ICCAD'07][ISFPGA'08]




- **Physical synthesis:**
 - ⦿ SEU (MCU) aware FPGA routing
E.g., [Bozorgzadeh, DAC'07]



Recent SER Mitigation Techniques for FPGAs


- **Device and architecture co-optimized**

- ⦿ Device tuning and FPGA architecture exploration
E.g., [ICCAD'07][ISFPGA'08]




- **Logic synthesis**

- ⦿ **Stochastic resynthesis**
[Best paper nomination, ICCAD'08] [SELSE'09]
- ⦿ **Limited area/power/performance overhead**
- ⦿ **Low testing and synthesis cost**




- **Physical synthesis:**

- ⦿ SEU (MCU) aware FPGA routing
E.g., [Bozorgzadeh, DAC'07]




Key Design Freedom: Logic Masking

- Defects/SEUs are created equally but not propagated equally
- Stochastic logic synthesis increases MTF by 30% with negligible area/delay overhead [ICCAD'08]



Resynthesis Techniques for Logic Masking



- **Local rewriting [Hu, ICCAD'08]**

- Iterative logic masking insertion by LUT reconfiguration
- Flexible for various design freedoms
- Complexity is dominated by the LUT reconfiguration algorithm

RIL
Synthesis



Logic
Synthesis

Technology
Mapping

- **Global rewriting [Lee, SELSE'09]**

- One-pass approach to achieve global optimum
- Applicable to limited design freedoms due to runtime complexity



Local Writing-Based Resynthesis



- Multi-iterations of Boolean Matching-based Resynthesis

(Source: Andrew Ling, University of Toronto, DAC'05)


Boolean Matching in FPGA Resynthesis



- Attempt to re-map a logic block by **Boolean matching**

Modeling of Faults

- Model both faults in LUT configurations and the faults in intermediate wires as random variables, whose probabilities are given as inputs of our problem.




FTBM Step1: SAT Encoding

Conjunctive Normal Form (CNF) for Boolean Satisfiability (SAT) reasoning

$$\Psi(\mathcal{H}) = (\overline{x'_1} \wedge \overline{x'_2} \wedge \overline{x'_3} \wedge \overline{x'_4} \rightarrow (z_1 \leftrightarrow c_0)) \wedge \dots \wedge (\overline{x'_1} \wedge \overline{x'_2} \wedge \overline{x'_3} \wedge \overline{x'_4} \rightarrow (z_1 \leftrightarrow c_{15}))$$

$$\Psi(F) = (\overline{x_1} \wedge \overline{x_2} \wedge \dots \wedge \overline{x_k} \rightarrow F_0) \wedge (x_1 \wedge \overline{x_2} \wedge \dots \wedge \overline{x_k} \rightarrow F_1) \wedge \dots \wedge (x_1 \wedge x_2 \wedge \dots \wedge x_k \rightarrow F_{2^k-1})$$

$$\exists c_1 \dots c_n \forall x_1 \dots x_k \exists z_1 \dots z_m \Psi(\mathcal{H}) \wedge \Psi(F) \wedge (G \leftrightarrow F)$$




- If implementable, multiple configurations might exist
- The one with minimal fault rate is needed!

FTBM Step2: Fault Rate Calculation Based on SSAT

- Simulation-based fault rate calculation
 - Not scalable for multiple defects
- SAT-based fault rate calculation
 - Intelligently modeling random defects

$$\begin{aligned}
 & \exists c_1, \dots, \exists c_n, \exists p_1, \dots, \exists p_k, \exists d_1, \dots, \exists d_n, \exists c'_1, \dots, \exists c'_n \\
 & \forall x_1, \dots, \forall x_k, \exists x'_1, \dots, \exists x'_k, \exists z_1, \dots, \exists z_m, \exists G, \exists F \\
 & E\{\Psi(\mathcal{H}) \wedge \Psi(F) \wedge (G \leftrightarrow F) \wedge \\
 & \bigwedge_{i=1, \dots, n} d_i \leftrightarrow (c'_i \neq c_i) \wedge \bigwedge_{i=1, \dots, k} p_i \leftrightarrow (x'_i \neq x_i)\} \geq \beta
 \end{aligned}$$

$p_i \leftrightarrow (x'_i \neq x_i)$ Faults in intermediate wires
 $d_i \leftrightarrow (c'_i \neq c_i)$ Faults in LUT configurations



Deterministic SAT vs. SSAT

Deterministic SAT


$$\exists x_1, \dots, \exists x_n. (\varphi(x_1, \dots, x_n) = 1)$$

Stochastic SAT

$$\begin{aligned}
 & \exists x_1, \forall x_2, \dots, \exists x_{n-1}, \forall x_n \\
 & (E\varphi(x_1, \dots, x_n) \geq \beta)
 \end{aligned}$$

PLB Structure for Fault-Tolerant Resynthesis


- Robust PLB structure introduces more potential of don't-cares




- ROSE maximizes don't-cares iteratively at each PLB output

Estimation of Mean Time To Failure


- SER modeling: [Mukherjee, HPCA, 2005]
- Assume max-size FPGA: 330,000 LUTs



More Opportunities in Modern FPGAs



Xilinx Virtex-5 LUT




Altera Stratix III ALM

- **Dual-output LUT**

- Merging two small LUTs into one dual-output LUT
- Originally designed to increase the logic density


Fault Masking Using Dual-Output LUTs




- One spare pin is needed for duplication and encoding, respectively

Potential of the Optimization Using Dual-Output LUTs

Xilinx Virtex-5 LUT architecture




Pin utilization rate for Xilinx Virtex-5 applications




- Pin utilization rate is low with state-of-art logic synthesis

Preliminary Results for FT w/ Dual-Output LUTs




(A) MTTF improvement(combinational)




(A) Area overhead(combinational)

Front-end synthesizer: ABC
 Benchmark set: MCNC
 Architecture: 6-LUTs





Logic Synthesis Interacting w/ Physical Synthesis: Faults in FPGA Routing



One SEU might result
in multiple faults!

(Source: Ghazanfar Asadi, MAPLD'04)

Partial TMR Considering Routing Bridging Faults



(Source: F. Lima Kastensmidt et al, DATE'95)

More Ongoing Research Directions in EDA Group

- **Logic Synthesis w/ more design freedoms**
 - **Retiming** for Single Event Transient (SET) Mitigation
 - **In-Place LUT configuration** for design closure
- **Fast Fault simulation using FPGA-based Emulator**
 - Logic synthesis w/ the embedded emulator for large circuit optimization
- **FPGA-based test-bed for system-level vulnerability assessment**
 - System vulnerability stack for microprocessor architecture