Introduction to PLLs

Behzad Razavi Electrical Engineering Department University of California, Los Angeles

Outline

- Need for Frequency Synthesis
- Phase Detector
- Type I and II PLLs
- PFD/Charge Pump Nonidealities
- PLL Design Procedure

The Need for RF Synthesis



 What happens if the LO freq is not exactly what we want?



• Need a freq. synthesizer:



Mathematical Model of VCO



What happens if a small sine appears on Vcont?

Phase Detector





Problem of Phase Alignment



• Loop is locked if phase difference is constant.

Example



7

Response to Frequency Step



8

Response to Phase Step



Phase and Frequency Settling



PLL Dynamics

• How do we compute the time or frequency response of a PLL?



Type I PLL PD VCO LPF K_{PD} K_{VCO} $\Phi_{\text{in}} \, \mathbf{o}$ Φ_{out} S 1+ $\overline{\omega}_{\text{LPF}}$ S $= \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$ $\frac{K_{PD}K_{VCO}}{-+s+K_{PD}K_{VCO}}$ H(s) = $\frac{s^2}{\omega_{LPF}}$

$$\omega_n = \sqrt{\omega_{LPF} K_{PD} K_{VCO}}$$
$$\zeta = \frac{1}{2} \sqrt{\frac{\omega_{LPF}}{K_{PD} K_{VCO}}}.$$

- Trade-offs among stability, ripple, and phase offset
- Limited capture range
- Why is this better than a piece of wire?

Frequency Multiplication



How do these change for this type of loop:

$$H(s) = \frac{K_{PD}K_{VCO}}{\frac{s^2}{\omega_{LP}r} + s + K_{PD}K_{VCO}} = \frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$
$$\omega_n = \sqrt{\omega_{LPF}K_{PD}K_{VCO}}$$
$$\zeta = \frac{1}{2}\sqrt{\frac{\omega_{LPF}}{K_{PD}K_{VCO}}}.$$

13

Aided Acquisition



PFD Implementation



PFD and Charge Pump







- Infinite gain yields zero phase offset.
- Q_A and Q_B are called "Up" and "Down" pulses, respectively.

PFD/CP/Capacitor Behavior





$$\frac{V_{out}}{\Delta\phi}(s) = \frac{I_P}{2\pi C_P} \cdot \frac{1}{s}$$

17

First Attempt to Close the Loop





Type II (Charge-Pump) PLL



Frequency Multiplication Revisited



$$H(s) = \frac{\frac{I_P}{2\pi} (R_P + \frac{1}{C_P s}) \frac{K_{VCO}}{s}}{1 + \frac{1}{M} \frac{I_P}{2\pi} (R_P + \frac{1}{C_P s}) \frac{K_{VCO}}{s}} \qquad \omega_n$$
$$= \frac{\frac{I_P K_{VCO}}{2\pi C_P} (R_P C_P s + 1)}{s^2 + \frac{I_P}{2\pi} \frac{K_{VCO}}{M} R_P s + \frac{I_P}{2\pi C_P} \frac{K_{VCO}}{M}}$$

$$\omega_n = \sqrt{\frac{I_P}{2\pi C_P}} \frac{K_{VCO}}{M}$$
$$\zeta = \frac{R_P}{2} \sqrt{\frac{I_P C_P}{2\pi}} \frac{K_{VCO}}{M}$$

PFD/CP Nonidealities

- Skew between Up and Down
 Pulses
- Mismatch between Up and Down Currents
- Charge Sharing
- Channel-Length Modulation
- Charge Injection Mismatch

Problem of Skew



Up and Down Current Mismatch



• Produces both ripple and phase offset.

Channel-Length Modulation



Reduction of Channel-Length Modulation





[Lee, Elec. Let., Nov. 00]

[Terrovitis, ISSCC04]

Reduction of Both Mismatches



[Wakayama, US Patent 7,057,465 B2] (Also, see Gierkink, ISSCC08]

Addition of Second Capacitor



- C₂ can reach 0.2Cp with little degradation in settling behavior.
- But imposes an upper bound on Rp.

PLL Design Procedure

- \bullet Design VCO for frequency range of interest and obtain $K_{VCO}.$
- Set the "loop bandwidth" to one-tenth of input frequency:

$$\omega_{-3dB}^2 = \left[(2\zeta^2 + 1) + \sqrt{(2\zeta^2 + 1)^2 + 1} \right] \omega_n^2$$

(Loop BW ~ 2.5 ω_n for ζ = 1.)

- Select a charge pump current (tens of microamps to some milliamps).
- Set the damping factor to 1 and compute Rp and Cp. $\int I_P K_{VCO}$

$$\omega_n = \sqrt{\frac{I_P}{2\pi C_P}} \frac{K_{VCO}}{M}$$
$$\zeta = \frac{R_P}{2} \sqrt{\frac{I_P C_P}{2\pi}} \frac{K_{VCO}}{M}$$

Charge Pump Design

- Select W/L of current sources for an overdrive of about 50-100 mV.
- Choose L such that mismatch due to channel- length modulation remains below 10-20%.
- Choose switch dimensions for a headroom consumption of 20-30 mV.
- If mismatch due to channel-length modulation results in excessive jitter or sidebands:
 - (a) Increase C₂ and Cp (BW goes down).
 - (b) Use one of the circuit techniques to reduce effect of channel-length modulation.



Simulated Behavior

