B. Razavi HO#4

Introduction to Sampled-Data Circuits

Motivation

In the resistive feedback circuit shown below:



- R₁ loads preceding stage;
- R₂ loads the op amp;
- R₁ introduces substantial thermal noise;
- Can't "freeze" (sample) the input.

Furthermore, in continuous-time filters the location of poles and zeros depends on the absolute value of resistors and capacitors.

Now consider the following circuit:



- At the instant when S₁ turns off, the value of V_{in} is sampled.

CMOS is especially suited to sampled-data applications because it provides:

1

- "zero-offset" switches
- High input impedance.

EE215D

B. Razavi HO#4

Sampling Switches

An NMOS or PMOS transistor can operate as a switch because:

- It can be on with zero current.
- Its source and drain voltage is not "pinned" to the gate voltage.

A bipolar transistor is simply not a good sampling switch if used in saturation.

Now consider two cases:



The switch can pass current in <u>both</u> directions. In the steady state, V_{out} "tracks" V_{in} (and the switch acts as a resistor).

What is the on-resistance of the switch?

B. Razavi HO#4

Switch Nonidealities

- On-Resistance

What happens as the input and output voltages become more positive?



Note that unlike in cascode stages, V_{TH} limits the swing here.

→Use complementary switches:



The mid-supply range is still troublesome at low supply voltages.

- Clock Feedthrough and Charge Injection

When a MOSFET is on, it carries charge in the inversion layer"

$$Q_{ch} \approx WL_{eff} C_{ox} (V_{GS} - V_{TH})$$

3

EE215D

B. Razavi HO#4

Upon turnoff, this charge exits the channel. How does the charge split between source and drain?

Important Note: Since it is difficult to calculate or control the amount of channel charge that does either way, we must design the circuit to be immune to this effect.

Also, most versions of SPICE have a very poor model of charge injection.

Effect of charge injection:



→To reduce the effect of clock feedthrough and charge injection, need to make the switch <u>smaller</u> or the sampling capacitor <u>larger</u>. → Trade-off between speed and precision

- Cancellation Techniques 1. Dummy Switch: M₁: 2W/L K_{1} : 2W/L M_{2} :W/L Vdd CK M_{2} :W/L Vdd CK M_{2} :W/L CK M_{2} :W/C CK M_{2} :C CK M_{2} :W/C CK CK CK M_{2} :W/C CK CK CK CK M_{2} :W/C CK CK

B. Razavi HO#4

With perfect matching, clock feedthru is cancelled. But charge injection may not be.

2. Complementary Switches



Neither feedthrough nor charge injection is fully cancelled.

3. Differential Sampling



4. "Bottom Plate" Sampling



EE215D

B. Razavi HO#4

Other Examples of SC Circuits:



If every T seconds, C_s charges to V_{in} and discharges to ground, the average current is: $I_{in} = C_s V_{in}/T$. Thus, the circuit can be viewed as a resistor equal to:





Continuous-Time





Better discrete-time integrators will be described in the context of oversampling converters.





S1

CH

B. Razavi HO#4

out

S2

C2





8



B. Razavi HO#4

Other Sampling Nonidealities

MOS Switches

- Variation of On-Resistance with Input



→ Creates harmonic distortion.





Basic Idea:

Realization (Abo, JSSC, May 99):

- Input-Dependent Sampling Instant
 - A MOS device turns off when $V_{GS} < V_{TH}$. If the clock transition time is nonzero, then the exact time at which the switch turns off depends on the input level:



→ Creates harmonic distortion.



2

1

B. Razavi HO#4

Operation Details:

Clock Jitter





Max error b/c highest slew

Jitter makes uniform sampling non-uniform.



Since ϵ is random, ϵ d V_{in} / dt appears as additive noise at the output.

EE215D

B. Razavi HO#4

Correction: In Eq. (2.29), change T_s to $T_{in} = 1/f_{in}$.

<u>Example</u>

What is the jitter requirement for Bogner's 14-bit 100-MHz A/D converter?

For an ideal 14-bit converter: SNR \approx 86 dB. Let's say the SHA has the same SNR (which means the overall system will have an SNR of 83 dB). Then:

Sample-and-Hold Architectures

Conventional Open-Loop Architecture



- Most suitable for high-speed applications with S implemented as a diode bridge

- B₁ and B₂ directly contribute nonlinearity. Example: Source-Follower Buffers:



Acq. Mode

Hold Mode

(2)

- The <u>dominant</u> sample-and-hold technique in CMOS technology. Simple and relatively efficient.
 S₁ introduces input-dependent delay → its on-resistance
- must be small.
- In CMOS, op amp A is actually a transconductance amplifier G_m.
- Linearity of op amp determines the overall linearity, and its open-loop gain sets the gain error.