

RF Synthesizer Design

Behzad Razavi
Electrical Engineering Department
University of California, Los Angeles


1

Outline

- **Synthesizer Issues**
- **Integer-N Synthesis**
- **Fractional-N Synthesis**

2

General Issues




- Frequency Accuracy
- Phase Noise
- Sidebands
- Switching Time
- Output Swing
- I/Q Generation


3

Phase Noise

Transmitter




Receiver



- Phase Noise in Receive Path:
 - Reciprocal Mixing
 - Signal Phase Corruption


4

Sidebands



5


Settling Time



- Settling time usually trades with sideband magnitude.

6

Integer-N Architecture




7

Integer-N Synthesis Issues


- Settling time: ~ 100 input cycles
- Frequency spacing = reference frequency
→ slow settling; e.g., 100 μ s for 1-MHz channel spacing.
- Narrow loop bandwidth → VCO phase noise not suppressed much.
- Large divide ratio amplifies reference phase noise.
- Loop filter requires large caps.

8

Spur Reduction




[Meninger&Perrott,
JSSC, April 06]



[Wang et al,
JSSC, Dec. 08]

9

Effect of Input Phase Noise





$$x(t) = A \sin[\omega_c t + \phi_{in}(t)] \quad \rightarrow \quad H(s) = \frac{\omega_n^2(1 + s/\omega_z)}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

$$y(t) = B \sin[\omega_c t + \phi_{out}(t)]$$

- Frequency multiplication amplifies input phase noise.

10


Effect of VCO Phase Noise



$$\frac{\Phi_{out}(s)}{\Phi_{VCO}(s)} = \frac{s^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}$$

11

PLL Output Noise Due to VCO




$$S_{out} = \frac{\omega^4}{(\omega^2 - \omega_n^2)^2 + 4\zeta^2\omega_n^2\omega^2} \cdot \frac{\beta}{\omega^2} \quad \zeta = 1 \quad S_{out,peak} = \frac{\sqrt{3}-1}{3} \frac{\beta}{\omega_n^2}$$

$$\omega_{peak} = \sqrt{-\zeta^2 + \sqrt{\zeta^4 + 2}} \omega_n \quad \approx \frac{1}{4.1} \frac{\beta}{\omega_n^2}$$


12

Fractional-N Architecture




13

Evolution of Frac-N




- Periodically switch modulus between 122 and 123 such that the average modulus is $122 + 51/492$.



14

ΣΔ Frac-N




[Meninger&Perrott, JSSC, April 06]

- The ΣΔ modulator generates the required average, $x[n]$, with a quantization noise that is shaped to move to high frequencies.
- Frequency spacing \neq reference frequency
- Smaller divide ratio
- Wide loop bandwidth?

15

Problem of Quantization Noise




- Large PLL bandwidth lets in too much quantization noise.

16

[Galton, *High-Performance Phase-Locking*, Razavi, Ed., 03]

Comparison of Integer-N and Frac-N




- Approximately same loop equations, stability issues, noise transfer functions

17

[Galton, *High-Performance Phase-Locking*, Razavi, Ed., 03]

Effect of $\Sigma\Delta$ Order



[Gupta, ISSCC06]

18

Reduction of Quantization Noise

