RF Synthesizer Design

Behzad Razavi Electrical Engineering Department University of California, Los Angeles

Outline

- Synthesizer Issues
- Integer-N Synthesis
- Fractional-N Synthesis

1



Sidebands



Integer-N Architecture



Integer-N Synthesis Issues

- Settling time: ~100 input cycles
- Frequency spacing = reference frequency
 → slow settling; e.g., 100 us for 1-MHz channel spacing.
- Narrow loop bandwidth → VCO phase noise not suppressed much.
- Large divide ratio amplifies reference phase noise.
- Loop filter requires large caps.





Effect of VCO Phase Noise



[Razavi, TCAS I, Aug. 09]

Fractional-N Architecture



[Galton, High-Performance Phase-Locking, Razavi, Ed., 03]



 Large PLL bandwidth lets in too much quantization noise.

[Galton, High-Performance Phase-Locking, Razavi, Ed., 03]

16

Comparison of Integer-N and Frac-N



Reduction of Quantization Noise

