

High Mobility Ge pMOS Fabricated using a Novel Heteroepitaxial Ge on Si Growth Method

Ammar Nayfeh, Chi On Chui^{a)}, Takao Yonehara^{b)} and Krishna C. Saraswat
 Department of Electrical Engineering, Stanford University, Stanford, CA 94305, U.S.A.
 Tel: (650) 283-8217, Fax: (650) 725-6278, E-mail: anayfeh@stanford.edu

Abstract

Using a novel multi-step *in-situ* growth and hydrogen annealing process heteroepitaxial-germanium layers have been grown directly on silicon, with defects confined near the Si/Ge interface, thus not threading to the surface as expected in this 4.2% lattice mismatched system. The results achieved are fully-relaxed smooth single crystal Ge layers on Si with defect density reduced to $\sim 1 \times 10^6 \text{ cm}^{-2}$ without a graded buffer layer or CMP step. To demonstrate the quality of the Ge layers, pMOSFETs have been fabricated using a sub-500 °C process with low field mobility of $\sim 250 \text{ cm}^2/\text{V}\cdot\text{sec}$.

Introduction

Recently Ge has emerged as a viable candidate to augment Si for CMOS applications [1]. However, for Ge to become main-stream, heterogeneous integration of crystalline Ge layers on Si must be achieved. This is not straightforward due to the large lattice mismatch (4.2 %) between Ge and Si, which limits the quality of the heteroepitaxial growth. Such growth is associated with large density of defects and surface roughness, causing difficulties in process integration, (Fig 1). People and Bean have calculated that to grow 10nm of $\text{Ge}_x\text{Si}_{1-x}$ film without dislocations, one has to limit the Ge content to less than 50% [2]. In this work, we report a novel method to reduce the surface roughness and confine the threading segments of misfit dislocations near the Si/Ge interface using an *in-situ* multi-step growth of Ge and hydrogen annealing process. To demonstrate the crystal and interface quality, pMOS transistors were fabricated using a sub-500°C process.

Heteroepitaxial Ge on Si Growth Process

We grew 155 nm epitaxial Ge layers on (100) Si at 400°C at a reduced pressure of 10 Torr. A hydrogen annealing were carried out for 1 hr immediately following the epitaxial growth, at 825°C at a pressure of 80 Torr reducing the surface roughness to 2.9 nm from 24 nm. [3] It was shown that hydrogen atoms attach to the Ge atoms reducing the diffusion barrier for Ge and thus increasing Ge surface mobility [3]. After the first growth, an additional layer of Ge was grown using the same growth conditions as before and a hydrogen annealing at 700°C and 80 Torr was carried out. Figure 2 is a cross sectional TEM of the double annealed sample (400 nm). The threading segments of misfit dislocations have been deposited at the Si/Ge interface leaving a high quality Ge layer. The RMS roughness after the second growth was about 0.2 nm from a $1 \mu\text{m} \times 1 \mu\text{m}$ scan and was on the order of 3 nm from a $10 \mu\text{m} \times 10 \mu\text{m}$ scan. We discuss the results in terms of misfit stress-and thermal expansion mismatch stress-driven threading dislocation glide and Si-Ge interdiffusion during the high temperature hydrogen annealing. These separate processes act to relieve the misfit strain as confirmed by XRD (Fig 3). The hydrogen ambient avoids formation of a surface oxide, allowing for Ge surface diffusion to reduce the large surface roughness of the initial thin epi-layer. In order to measure the threading dislocation density, we grew thicker 4.5 μm epi-Ge layers. After the first growth and anneal as above, the temperature was increased to 430 °C for 15 min and then 500 °C for 15 min followed by a 1 hour hydrogen anneal at 700 °C. A chemical etch treatment consisting of- CH_3COOH (67 ml), HNO_3 (20 ml), HF (10 ml) and I_2 (30 mg) was performed. Figure 4 is a plan view optical micrograph showing etch pits on a 4.5 μm thick Ge epi-layer using

the MHAH method. The defect density was counted to be around $1 \times 10^6 \text{ cm}^{-2}$, thus not readily detected by cross section TEM imaging. RBS measurements indicated the thin $\sim 155\text{nm}$ Ge layer was 91% Ge while the $\sim 400\text{nm}$ Ge layer was 96% Ge and the 4.5 μm epi-Ge layer yielded 100% Ge.

p-MOS Fabrication

Using the double growth 600 nm epi-Ge as the starting substrate pMOS transistors were fabricated. Field isolation was done first by rapid thermal nitridation (RTN) of Ge in NH_3 at 600°C followed by LPCVD SiO_2 (LTO) deposition. After active area opening, gate dielectric was formed by GeO_xN_y was growth by RTN followed by LTO deposition. An *in-situ* boron doped SiGe gate was grown by CVD at 500°C, the highest temperature of the process. After gate definition and self aligned source drain B implant, a 450°C RTA was used to activate the dopant. Contacts were defined by LTO/Aluminum. A 400°C FGA anneal concluded the process. Figure 5 is a schematic cross section of the final device fabricated and a high resolution cross sectional TEM image showing the high quality interface. Figure 6 is the $I_s\text{-}V_d$ characteristic of the device while figure 7 is the $I_d\text{-}V_d$ of the device. Additional leakage from the drain side is evident. Figure 8 is the $I_{\text{sub}}\text{-}V_d$ and the $I_g\text{-}V_d$, showing the leakage being the drain to substrate leakage from either junction leakage or electrostatic interaction between drain and defect- confined region due to thin epi-Ge layers used in the fabrication.

Mobility Extraction

Effective mobility (μ_{eff}) versus effective field for pMOS Ge devices was extracted using the simple $I_d\text{-}V_d$ method according to

$$\mu_{\text{eff}} = \left(\frac{2L}{W} \right) \times I_d \times \frac{1}{C_{\text{ox}}(V_g - V_t)} \quad \text{and} \quad E_{\text{eff}} = \frac{V_t - V_{fb} - 2\psi_B + V_g - V_t}{4t_{\text{ox}}} + \frac{V_g - V_t}{12t_{\text{ox}}} \quad [4].$$

μ_{eff} was calculated at two points to be $\sim 250 \text{ cm}^2/\text{V}\cdot\text{sec}$ at effective field of 0.15 MV/cm and $95 \text{ cm}^2/\text{V}\cdot\text{sec}$ at effective field of 0.21 MV/cm. This corresponds to $2\times$ enhancement at low effective field and a $3\times$ enhancement at high effective field compared to Si pMOS university mobility.

Conclusion

A novel multi growth and *in-situ* hydrogen annealing has been developed to grow heteroepitaxial-Ge layers on silicon with low surface roughness and threading dislocations. These high quality epi-Ge layers are achieved without a graded buffer layer or additional CMP steps greatly reducing the complexity of the process. We fabricated pMOSFETs that gave high effective mobility of $\sim 250 \text{ cm}^2/\text{V}\cdot\text{sec}$. This technology will simplify heterogeneous integration of Ge and Si, and fabrication of GOI substrates using epi-Ge.

Acknowledgements: This work was funded by Canon and Stanford Center for Integrated Systems (CIS).

References

- [1] Chui *et al.*, *IEEE EDL*, vol. 23, p. 473, 2002.
- [2] People *et al.*, *APL*, vol. 47, p. 322, 1985.
- [3] Nayfeh *et al.*, vol. 85, p. 2815 2004
- [4] Y. Taur *et al.*, *Fundamentals of Modern VLSI devices*, 1998 (132-135)

a) C. O. Chui was with the Dept. of EE at Stanford and is now with Intel Corporation, Santa Clara, CA 95054, USA

b) T. Yonehara is with Leading-Edge Technology Development Headquarters, Canon Inc., 5-1, Morinosato-Wakamiya, Atsugi, Kanagawa 243-0193, Japan




Figure 1. As Grown CVD Ge on Si (at 400 °C and 10 Torr). Surface Roughness and Misfit/Threading Dislocation dominate the growth making it unsuitable for electrical devices.




Figure 2. Cross Sectional TEM of Heteroepitaxial-Ge on Si using in-situ multiple growth and hydrogen annealing process. (Growth: 400C and 10torr, H₂ 80 Torr bake 1: 825 °C-1hr and bake 2: 700 °C 1hr. Threading Dislocations are confined to Ge/Si interface.




Figure 3 X-ray Scattering intensity for epi-Ge layer on Si using XRD (same conditions as figure 4) The epi-Ge is single crystal and fully-relaxed.




Figure 4 Optical Microscope 100× plan view image after defect etch: Threading Dislocation Etch Pits (EPD): $1 \times 10^{-6} \text{ cm}^{-2}$




Figure 5. Cross Sectional Schematic of pMOS epi-Ge transistor fabricated; inset: High Resolution Cross Sectional TEM of GeO_xN_y/Ge stack showing the Ge single crystal lattice and high quality interface.




Figure 6 I_s - V_d characteristics




Figure 7 I_s - V_d characteristics




Figure 8. $I_{\text{sub}}/I_{\text{gate}}$ - V_d characteristics; I_{sub} is independent of V_g