


**Problem 1:**

Every tap has the same CDS coefficient 0.4375 (= 1/2 – 1/16) or (2<sup>-1</sup> – 2<sup>-4</sup>) or 0.100(-1).

Non-folded FIR presented in “FIRGEN: A Computer-Aided Design System for High Performance FIR Filter Integrated Circuits.”

Input X: n-bit word

Output Y: n-bit word.




Let denote CSA1: Adder.

CSA2: Subtractor.

The critical path will be  $T_{critical} = \max \{ T_{buf} + T_{reg} + T_{csa1} + T_{csa2}, T_{VMA} \}$

We need to draw the floor plan to calculate the buffer delay time.

Floor plan of the filter:



$$L = N * L_{csa2} + (N-1) * (L_{csa1} + L_{reg}) = N * 56 \text{ um} + (N-1) * (56+83) \text{ um} = (N * 195 - 139) \text{ um}.$$

For each data bit line:

$$Capacitance \text{ load } C_{load} = N * C_{csa2} + (N-1) * C_{csa1} + C_{routing} \quad (\text{here, } C_{reg} \text{ is ignored}).$$

Due to MSB extension in 2's compliment, sign-bit is loaded by input capacitance of more adders than other bits. In this problem, sign-bit will be extended one position for coefficient 1/2 (or loaded by 2 CSA1s), and four positions for the coefficient 1/16 (or loaded by 5 CSA2s). And the sign-bit line delay is used to calculate critical path delay.

$$\begin{aligned} Capacitance \text{ load } C_{load} &= N * (5 * 0.10) \text{ fF} + (N-1) * (2 * 0.10) \text{ fF} + L * 0.25 \text{ fF/um} \\ &= N * (5 * 0.10) \text{ fF} + (N-1) * (2 * 0.10) \text{ fF} + (N * 195 - 139) * 0.25 \text{ fF} \\ &= 0.5N + 0.2N - 0.2 + 48.75N - 34.75 = (49.45N - 49.47) \text{ fF}. \end{aligned}$$

$$\begin{aligned}
T_{\text{critical}} &= \max \{ T_{\text{buf}} + T_{\text{reg}} + T_{\text{csa1}} + T_{\text{csa2}}, T_{\text{VMA}} \} \\
&= \max \{ (2 + 2 * C_{\text{load}}) + T_{\text{reg}} + T_{\text{csa1}} + T_{\text{csa2}}, T_{\text{VMA}} \} \\
&= \max \{ (2 + 2 * (49.45N - 49.47) 10^{-3}) + 2 + 2 + 2, 3.0 * \log_2 n \} \\
&= \max \{ 7.90106 + 0.0989N, 3.0 * \log_2 n \}
\end{aligned}$$


$$\begin{aligned}
\text{Therefore, } 3.0 * \log_2 n &= 7.90106 + 0.0989N \\
\log_2 n &= (7.90106 + 0.0989N) / 3 \\
n &= 2^{(7.90106 + 0.0989N) / 3}
\end{aligned}$$

Using MATLAB to plot the critical path:

```

n=[0:32];
N=[1:20];
n=(2.^((.0989*N+7.90106)/3)),
plot(N,n),
grid,
axis([1,20,1,32]),
xlabel('Number of taps; N'),
ylabel('Word width; n'),
title('Word width vs. Number of taps')

```



At the curve,  $T_{\text{critical}} = T_{\text{VMA}}(n) = T_{\text{RC}}(N)$

Above the curve,  $T_{\text{critical}} = T_{\text{VMA}}(n)$

(a function of word width n).

Under the curve,  $T_{\text{critical}} = T_{\text{RC}}(N)$

(a function of RC line, or number of taps N).

## **Problem 2:**

In the handouts, the number of adders in the critical path of the carry tree is approximately  $\log_2 N$  because carry-ripple adders are used here. For each carry-ripple adder,  $CRA_i$ , the carry-out signal  $C_{out\ i}$  is rippled across the horizontal direction. Therefore, for two inputs  $A_i$  and  $B_i$ , only one output  $S_i$  is broadcasted down the tree. The ratio of “down tree” is 2:1. The critical path will contain  $\log_2 N$  carry-ripple adders.

In contrast, in the paper “FIRGEN: A Computer-Aided Design System for High Performance FIR Filter Integrated Circuits”, carry-save adders, CSAs, are used in the tree. At each  $CSA_i$ , for three inputs  $C_i$ ,  $A_i$ ,  $B_i$  there are two outputs  $C_{out\ i}$ ,  $S_i$  are broadcasted down the tree. The ratio is 3:2 or 1.5. Therefore, the number of CSAs in the critical path will be  $\log_{1.5} N$  approximately.

### Problem 3:

COMPANY	ARCHITECTURE	TARGET APPLICATION	PRODUCT
3DSP Corp. <a href="http://www.3dsp.com">http://www.3dsp.com</a>	Fixed-point DSP	Digital Still Camera, PC camera	<u>Software</u> : Assembler and linker, C simulator, compiler, Analysis tools. <u>Hardware</u> : SP5 DSP.
ARC Cores Ltd. <a href="http://www.arccores.com">http://www.arccores.com</a>	32-bit RISC	High-perform processing engine. High-Bandwidth protocol engine. System controller	<u>Software</u> : MetaWare High C tool. <u>Soft solution</u> : VHDL for synthesis.
BOPS, Inc. <a href="http://bopsnet.com">http://bopsnet.com</a>	ManArray: (iVLIW, SIMD, Multi-processing and Cluster Switch)	Multimedia: Digital video, camera. Wireless: Handset, base station. Internet: VOIP, DSL	<u>Software</u> : Software Dev Kit. <u>Soft solution</u> : BOPS (2010, 2020 2040) IP cores.
Chameleon Systems <a href="http://www.chameleonsystems.com">http://www.chameleonsystems.com</a>	ARC synthesizable 32-bit RISC-based engine.	Data Streaming Telecom.	<u>Software</u> : C and HDL Dev. tool. <u>Hardware</u> : SOC platform.
Improv Systems Inc <a href="http://www.improvsys.com">http://www.improvsys.com</a>	VLIW programmable.	Multi-channel Communication. Media Processing	<u>Hardware</u> : SOC platform.
Lexra Inc. <a href="http://www.lexra.com">http://www.lexra.com</a>	RISC-DSP core based on MIPS achitecture.	Embedded Processor.	<u>Soft solution</u> : RISC-DSP cores.
Massana Ltd. <a href="http://www.massana.com">http://www.massana.com</a>	Hardwired DSP.	Internet: Ethernet, DSL Multimedia: Digital TV	<u>Software</u> : DSP design tools <u>Soft solution</u> : DSP coprocessor Cores
Morphics Technology Inc. <a href="http://www.morphics.com">http://www.morphics.com</a>	Reconfigurable baseband processor	Wireless communications systems	<u>Soft solution</u> : reconfigurable DSP Cores for wireless
Mysticom Ltd. <a href="http://www.mysticom.com">http://www.mysticom.com</a>	Gigabit Ethernet	Internet: High-speed modem. Ethernet. LAN.	<u>Soft solution</u> : DSP-based 10/100BASE-TX Fast Ethernet PHY Core
SandCraft Inc. <a href="http://www.sandcraft.com">http://www.sandcraft.com</a>	Montage architecture.	Multimedia: Digital TV, set-top boxes. Internet: appliances, routers, switches.	<u>Hardware</u> : SOC platform. <u>Soft solution</u> : advanced microprocessor cores.
SSL Design, Ltd. <a href="http://www.ssldesign.com">http://www.ssldesign.com</a>	ARM7TDMI RISC processor.	Wireless Communication. Consumer Multimedia.	<u>Hardware</u> : Smart phone IC Platform. <u>Soft solution</u> : Link Controller IP.
Systolix Ltd. <a href="http://www.systolix.co.uk">http://www.systolix.co.uk</a>	PulseDSL.	Communications. General Signal Filtering and Conditioning. Industrial Instrumentation and Control Systems. Automotive & Aviation Electronic Systems.	<u>Software</u> : Systolix Design System. PulseDSP compiler. <u>Soft solution</u> : Standard PulseDSP Core.