
|
Rani S. Ghaida |
|
Personal Webpage |

|
Department of EE, Eng IV Bldg, 56-122, University of California Los Angeles, CA 90095.
E-mail: MY_FIRST_NAME@ee.ucla.edu |
|
Home |
VitaRani S. Ghaida is a fourth-year PhD candidate and researcher at the department of Electrical Engineering at UCLA. He earned the Master's degree in Computer Engineering from the University of New Mexico in 2008. In 2010, Rani was on internship at IBM Austin Research Lab, where he worked on the design enablement of double-patterning lithography. In 2011, Rani was with IBM T. J. Watson Research Center where he worked, in collaboration with IBM Semiconductor R&D Center in East Fishkill, on developing a platform for exploring design rules and patterning strategies for the 14nm node scheduled for production in 2014-15. His research work has been focused on Design-Centric Assessment of Technology, Design/Technology Co-Optimization, and Design for Manufacturability. He has several conference and journal publications as well as five pending patents in his field. Rani is a student member of the IMPACT research center headquartered in UC Berkeley, the Semiconductor Research Corporation (SRC), and major professional associations in his field including: IEEE, ACM, and SPIE.
|

|
Copyright © Rani S. Ghaida Last updated: October 2009 |
|
Home | Publications | Teaching | Résumé |