[header]  
[spacer] General

Home
Welcome
Advisory Board
Annual Reports
Calendar
Contact Information
Directory
Events
History
Impact
Maps & Directions
News
Room Reservations

Information for:

Alumni
Current Students
Industry
New Faculty
New Students
Prospective Students
TAs

Information about:

Accreditation
Admissions
Courses
Faculty
Forms & Petitions
Procedures & Regulations
Programs
Research
Scholarships & Fellowships
Seminar Series
Staff
Surveys

Openings

Faculty Positions
Job Board
Postdoctoral Positions
TA Application


Faculty Biography and Research Interests

Previous    Next    List
Woo (4K)

Jason Woo, Professor and Area Director

Fellow, IEEE, 2005

Research Group: CMOS Research Laboratory

Office: 56-147J Engr. IV, Phone: 310.206.3279, Email


Biography

Jason C.S. Woo received the B.A.Sc. (Hons.) degree in engineering science from the University of Toronto, Canada, in 1981, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University in 1982 and 1987, respectively. He joined the UCLA Electrical Engineering Department in 1987 and is currently a professor.

Prof. Woo served on the IEEE IEDM program committee from 1989-1990 and 1994-1996, and was the publicity vice-chairman in 1992 and the publicity chairman in 1993. He is the workshop chairman and has been a technical committee member of the VLSI Technology Symposium since 1992. Since 1993, he has been on the IEEE SOI conference committee and was the technical program chairman for the conference in 1999. He has also been appointed recently to serve as the chair of IEEE Electronic Device Society ad hoc committee on short courses. He has authored or coauthored over 100 papers in technical journals and refereed conference proceedings in these areas.

Research Interests

Professor Woo's research interests are in the physics and technology of novel device and device modeling. He has done work on low temperature device for VLSI and space applications, SOI BiCMOS and GeSi BiCMOS. Significant achievements include the analysis and fabrication of cryogenic Bipo-lar transistors, the identification of hot-carrier reliability failure modes at reduced temperatures, the first demonstration of GeSi quantum-well MOSFETs, and the investigation of device physics/technology for deep submicron SOI CMOS. He has also worked on technology such as drain engineering and alternative gate dielectrics to improve CMOS performance and reliability.

Awards and Recognitions

2005 Fellow, IEEE

1998 IBM Faculty Award

  Copyright © 2009. The University of California. All rights reserved.
UCLA Electrical Engineering. Email for comments on or questions about the website.